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High-performance integrated Analog-to-Digital Converters (ADC) play an indispensable role in digital
processing since they are the interface circuits that bridge the analog world and digital regime. Successive
Approximation Register (SAR) ADCs have been gaining more interests in recent years due to their power
efficiency and digital friendliness. However, the conversion speed of SAR ADCs is less competitive than other
ADC architectures because of its binary search mechanism. This study presents a 400MS/s 8-bit SAR ADC
using multiple concurrent comparators to enhance the conversion speed. Additionally, CMOS T/H circuit and
dummy switch are also implemented to increase linearity and compensate charge injection. SAR logic is
improved in addition to increase the conversion speed further. Simulation results have shown the effectiveness
of the proposed SAR ADC. The proposed design is designed in 65nm CMOS technology and achieves an
SNDR of 44dB at 400MS/s for a Nyquist input while consuming 530μW.
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Chapter 1
Introduction
High-performance integrated Analog-to-Digital Converters (ADCs) play an indispensable role in
digital processing since they are the interface circuits that bridge the analog world and digital regime.
Successive Approximation Register (SAR) ADCs have been gaining more interest in recent years due to
their power efficiency and digital friendliness. The well-defined digital signals propagate more
efficiently than analog signals because it is easier for electronic circuits to distinguish ‘0’s and ‘1’s from
noise. As a result, digital signal processing is ubiquitous in electronic industries, such as wireless
communications and biometric sensor systems, where analog signal is required to be converted and
processed in digital form. High-performance integrated Analog-to-Digital Converters are interface
circuits that bridge the analog world and digital regime. For instance, in the receiver path of a wireless
transceiver system shown in Figure 1.1, the antenna senses the input analog signal which is amplified by the
subsequent Low Noise Amplifier (LNA). Then the mixer driven by an on-chip oscillator down-converts the
amplified signal. At last, the ADC following the bandpass filter transfers the intermediate frequency signal
into digital codes. In the receiving end, the ADC speed is critical since it directly determines the

efficiency of digital signal processing. As the data rate of wireless communication increases in recent
years, ADCs used in the system are pushed toward higher conversion speed.
RF

Receiver

LNA

ADC
BPF

Figure 1.1 Receiver path of wireless transceiver system

1

Digital
processing

Moreover, power consumption is another main concern in ADC designs since an increasingly
number of data-acquisition applications are designed to be battery-powered and consume as little power
as possible while performing necessary functions. The key contributor to achieving that is the adoption
of low power and scaling friendly ADC architectures. Successive Approximation Register (SAR) ADCs
are well known for their power efficiency because most building blocks consume dynamic power and
SAR ADCs are compatible with deeply scaled complementary metal oxide semiconductor (CMOS)
technologies. However, due to its binary search mechanism, SAR ADCs need many steps to process a
single analog data, resulting in inherently lower speed compared to other architectures, such as flash
ADCs, which finish the conversion by only one step.
A lot of research has been done in the past decade to improve the performance of SAR ADCs.
For example, an asynchronous SAR ADC was proposed in [1] to remove the high-speed internal clock
and increase the conversion speed. But a single comparator is utilized to execute multiple comparisons,
so the ADC speed is still limited since the comparator needs to be reset repetitively. In order to remove
the comparator reset time, this thesis presents an 8-bit SAR ADC using multiple concurrent comparators.
Because each comparator is activated before the previous one is reset completely, the conversion speed
is improved. The proposed design is implemented in 65nm CMOS technology and achieves an SNDR of
44dB at 400 Mega samples per second (MS/s) for a Nyquist input while consuming 530μW. With timeinterleaving technique, the ADC can achieve gigahertz range of sampling, which is the requirement for
many applications, such as serial link transceivers and wireless communication systems [2]. The
remaining part of the thesis is organized as follows: Chapter 2 describes ADC performance metrics and
different types of ADC. Chapter 3 introduces the proposed SAR ADC structure and compares it to the
conventional SAR ADC architecture. Chapter 4 elaborates the design considerations and shows the
simulation results. At last, the conclusion and the future work are included in Chapter 5.
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Chapter 2
Fundamentals of ADC
ADCs convert analog signals into digital outputs and the process can be divided into two parts:
sampling and quantization [3]. Sampling is a process of taking samples from a varying analog signal.
Figure 2.1 depicts the model of a sampling circuit. The switch 𝑆0 being closed enables the voltage node
V1 to follow the analog signal V0 under a certain bandwidth restriction. When S0 is open, the sampled
analog value V1 is kept in the capacitor C0 .

V0

S0

V1
C0

Figure 2.1 ADC sampling diagram

Quantization is a process of mapping the sampled value to the correct digital output. For an N-bit
ADC, the largest input range (full-scale range) can be divided into 2𝑁 identical segments. Each segment
is called “quantization level”, which corresponds to a distinct output of digital code. The width of each
quantization level is defined as “Least Significant Bit” or LSB. Between two adjacent quantization levels
is a reference voltage or reference threshold. ADCs compare the analog input with different reference
thresholds to indicate which quantization level the input is located. Take a 3-bit ADC, shown in Figure
3

2.2, as an example. Eight even-space quantization levels are uniquely mapped to eight digital outputs
(from “000” to “111”). The level where the input sits indicates the digital output (“110”). Because the
analog sample is always rounded to a quantized value, we define “quantization error” (Δe) as the
difference between the quantized value and the analog sample.

Reference
Threshold

111

Vin

110

△e

101
100

Full-scale Range

011
010
001
000

Figure 2.2 3-bit quantization
2.1 ADC Metrics
2.1.1 DNL (Differential Non-linearity)

5
4
3
2
1
0

T1

TN

Vin

Figure 2.3 Difference between ideal and real code width

Figure 2.3 illustrates the transfer characteristics of an ADC. The solid curve is the ideal one
where all digital codes have equal widths, while the dotted curve is realistic one representing
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nonlinearity. 𝑇1 and 𝑇𝑛 are the first and the last transition voltage. For a N-bit ADC, the ideal code width
can be derived:

𝑊𝑖𝑑𝑒𝑎𝑙 =

𝑇𝑁 − 𝑇1
𝑁−1

DNL is defined as the deviation of each real code width 𝑊𝑁 with respect to the ideal code width
𝑊𝑖𝑑𝑒𝑎𝑙 :

𝐷𝑁𝐿𝑁 =

𝑊𝑁 − 𝑊𝑖𝑑𝑒𝑎𝑙
𝑊𝑖𝑑𝑒𝑎𝑙

The first code width and the forth code are both half of 𝑊𝑖𝑑𝑒𝑎𝑙 , leading DNL of the two codes to
be -0.5 LSB; For the second and the third code, the actual width is one half longer than the ideal one, so
the DNL is +0.5 LSB. Note that the first code (0) and the last code (5) are not defined with DNL. The
DNL result of each code is plotted in Figure 2.4.

DNL
1
0.5
0
-0.5
-1

1

2

3

Figure 2.4 DNL chart of quantization
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2.1.2 INL (Integral Non-linearity)
INL2

Dout
5
4
3
2
1
0

Vin

T2 Tideal_2

Figure 2.5 Transition difference between ideal and real ADC characteristics

In the ADC transfer characteristics, INL is defined as the deviation of each real transition voltage
𝑇𝑁 with respect to the corresponding ideal transition voltage 𝑇𝑖𝑑𝑒𝑎𝑙_𝑁 :

𝐼𝑁𝐿𝑁 =

𝑇𝑁 − 𝑇𝑖𝑑𝑒𝑎𝑙_𝑁
𝑊𝑖𝑑𝑒𝑎𝑙

In Figure 2.5, the second transition voltage and the second ideal transition voltage are labelled as 𝑇2 and
1

𝑇𝑖𝑑𝑒𝑎𝑙_2 . Since 𝑇2 is smaller than 𝑇𝑖𝑑𝑒𝑎𝑙_2 by 2 𝑊𝑖𝑑𝑒𝑎𝑙 , the INL for the second transition 𝐼𝑁𝐿2 is -0.5 LSB.
The first and the third transition are ideal so 𝐼𝑁𝐿1 and 𝐼𝑁𝐿3 are both 0. Because the fourth transition
1

voltage is greater than the ideal voltage by 2 𝑊𝑖𝑑𝑒𝑎𝑙 , 𝐼𝑁𝐿4 is 0.5LSB. The INL result is plotted in Figure
2.6.
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Figure 2.6 INL chart of quantization
2.1.3 SNR (Signal-to-Noise Ratio)
DNL and INL are static metrics since they are measured based on DC input voltages, which
provide an understanding of ADC behaviors at low frequency. However, ADCs are also required to
process high-frequency inputs and their performance have different specifications. A sinusoidal wave is
typically used as an ADC’s input to measure its performance. Its output is processed by FFT and
represented in frequency domain.

The magnitude of an ADC input is half of the full-scale range and expressed as

2𝑁 ×𝐿𝑆𝐵
2

. The input

signal power can be derived:

𝑃𝑠𝑖𝑔𝑛𝑎𝑙 =

1 2𝑁 × 𝐿𝑆𝐵 2
(
)
2
2

SNR is defined as the ratio of signal power 𝑃𝑠𝑖𝑔𝑛𝑎𝑙 to the system noise power 𝑃𝑛𝑜𝑖𝑠𝑒 :

𝑆𝑁𝑅 = 10 log (

𝑃𝑠𝑖𝑔𝑛𝑎𝑙
)
𝑃𝑛𝑜𝑖𝑠𝑒

Quantization noise 𝑃𝑛𝑜𝑖𝑠𝑒,𝑄 is introduced by the ADC quantization error, and its power can be
obtained as:
𝑃𝑛𝑜𝑖𝑠𝑒,𝑄 =

7

1
𝐿𝑆𝐵 2
12

In the ideal case when the system noise only includes the quantization noise, the SNR is also
called SQNR (Signal-to-Quantization-Noise Ratio):
2

1 2𝑁 × 𝐿𝑆𝐵
)
2(
2
𝑆𝑄𝑁𝑅 = 10 log
= 6.02 × N + 1.76
1
2
𝐿𝑆𝐵
12
(
)

2.1.4 SFDR (Spurious Free Dynamic Range)
Since the ADC input is a single-frequency signal, spectra of other frequencies generated at the
ADC output are harmonics. SFDR is defined as the ratio of the signal power to the power of the
maximum harmonic (𝑃ℎ𝑎𝑟𝑚𝑜𝑛𝑖𝑐,𝑚𝑎𝑥 ).
𝑃𝑠𝑖𝑔𝑛𝑎𝑙
𝑃ℎ𝑎𝑟𝑚𝑜𝑛𝑖𝑐,𝑚𝑎𝑥

)

Power Spectral (dB)

SFDR = 10log(

Figure 2.7 Frequency spectrum diagram

As depicted in the Figure 2.7, the strongest harmonic is the third harmonic, and the SFDR is
39.47dB
8

2.1.5 SINAD or SNDR (Signal-to-Noise-and-Distortion Ratio)
SNDR is defined as the ratio of the signal power to the total noise 𝑃𝑛𝑜𝑖𝑠𝑒 and harmonic power
𝑃ℎ𝑎𝑟𝑚𝑜𝑛𝑖𝑐 in the system:

𝑆𝑁𝐷𝑅 = 10log(

𝑃𝑠𝑖𝑔𝑛𝑎𝑙
)
𝑃𝑛𝑜𝑖𝑠𝑒 + 𝑃ℎ𝑎𝑟𝑚𝑜𝑛𝑖𝑐

2.1.6 ENOB (Effective Number of Bits)
In most cases, with a given ADC architecture and fixed power supply, the effective number of
bits is fixed at a certain sampling clock [4]. SNDR is used to calculate the ENOB and their relationship
is described as:

𝐸𝑁𝑂𝐵 =

𝑆𝑁𝐷𝑅 − 1.76
6.02

2.2 Three basic types of ADC
2.2.1 Flash ADC
Flash ADCs are known for their ultra-fast speed. As shown in Figure 2.8, a flash ADC consists of a
resistor-reference ladder, whose voltage nodes are connected to 2𝑁 − 1 comparators. In addition, a
decoder is used to transfer comparators’ outputs to binary digital outputs. The fast conversion speed of
flash ADCs comes from the fact that the sampled input is compared with all reference thresholds at the
same time. But since 2𝑁 − 1 comparators need to operate in parallel, high power consumption is a main
drawback of this type of ADCs.

9

Figure 2.8 Flash ADC diagram
2.2.2 Pipeline ADC
The pipeline ADC is consisted of multiple stages, as depicted in Figure 2.9. Each stage contains a
sub-ADC, a DAC and an amplifier. B bits of output quantized by the sub-ADC are fed to the DAC. The
analog output is then subtracted from the sampled input, producing a residue voltage that is gained up by
a factor of G and sent to the next stage. This gained-up residue continues through the pipeline, providing
B bits per stage until it reaches the final stage. Note that when a stage finishes processing a sample and
passing the residue to the next stage, it can then start processing the next sample, so the entireentire
ADC works as a pipeline. An N-bit pipeline ADC only needs N comparators, consuming less power than
the flash ADC, which incorporates 2𝑁 − 1 comparators. Moreover, because different pipeline stages
process different analog samples concurrently, the conversion speed is only dependent on the speed of
one stage. That is why pipeline ADC is also attractive for high speed applications. However, the linear
processing of the analog input depends heavily on the accurate amplification, which is hard to achieve in
scaled CMOS technologies. Additionally, the digital outputs of each stage are resolved at different times,
so shift registers are needed to align all the bits, which complicates the logic design.

10

S tage 1

S tage 2

S tage N

Figure 2.9 Pipeline ADC diagram

2.2.3 SAR ADC
SAR ADCs are the most power efficient ADCs among three architectures since they only utilize
one comparator and do not need amplification stages. During quantization period, SAR ADCs use binary
search mechanism to process analog signals. The mechanism is depicted in Figure 2.10. The searching
range is the full-scale range at the beginning (from -1.2 to 1.2). The sampled input is first compared with
the middle threshold of the range. Since the input (0.7) is greater than the threshold (0), the ADC yields
“1” as the MSB output and the searching range is reduced to the upper half (from 0 to 1.2). Oppositely,
if the input is smaller, the MSB output should be “0” and the searching range is narrowed to the lower
half (-1.2 to 0). For the next cycle, the input is compared with the middle threshold of the updated
searching range. Consequently, the second bit of output is yielded and the searching range is halved
based on the comparison result. For N-bit SAR ADCs, the searching range is updated (N-1) times and N
bits of the digital output are resolved.

11

1.2

0.6

0

-0.6

-1.2

1

1

0

Figure 2.10 Binary search mechanism

As shown in Figure 2.11, a SAR ADC consists of four parts: Track/Hold circuit (T/H), Digitalto-Analog Converter (DAC), comparator and SAR logic. The Track/Hold circuit samples the
continuously varying analog signal and holds its value at a constant level. The comparator makes the
decision by comparing the sampled signal (V𝑖𝑛 ) with reference thresholds (𝑉𝑟𝑒𝑓 ) generated by the DAC.
The SAR logic stores the digital outputs and reconfigures the DAC to update 𝑉𝑟𝑒𝑓 based on the
comparator decision. Since a DAC is composed of many capacitors, it is also called “capacitive DAC”
or “CDAC”. The top plate of each capacitor is tied to the reference voltage node while the bottom plate
can be connected to either supply voltage (V𝐷𝐷 ) or the ground. The conversion of SAR ADCs proceeds
as follows. The Track/Hold circuit samples the analog input during the sampling period. When the ADC
steps into the quantization period, the comparator is activated and compares the analog input (V𝑖𝑛 ) with
the first reference threshold (𝑉𝑟𝑒𝑓 ). Then the SAR logic yields the MSB output based on the comparison
result. In addition, capacitors in the DAC are either charged or discharged to generate a new reference
threshold. After the comparator is reset, the next comparison will start and the analog input is compared

12

with the updated reference threshold. Repetitively, the reference threshold is updated and compared with
the input until all digital bits are resolved.
Vin-Vref
Analog
input

Vin

T/H

Logic

∑

Vref

Digital
output

DAC

Vref

S0

S1

SN

VDD

Figure 2.11 SAR ADC diagram

The timing diagram of SAR ADCs is shown in Figure 2.12. A clock period is divided into
sampling phase and quantization phase, which is composed of multiple conversion stages. During each
conversion stage, one digital bit output is yielded. Since the analog signal is processed in a loop formed
by a comparator, a SAR logic and a DAC, the propagation delay of the three blocks all contribute to the
period of a conversion stage. However, because the SAR logic only consists of digital gates, its delay is
ignorable especially in scaled technologies. As a result, the period of a conversion stage mainly
incorporates the comparator resolving time, reset time and the settling time of capacitors.

Sampling
Phase

Quantization Phase

13

Next
Sampling
Phase

Figure 2.12 SAR ADC timing diagram

Due to the use of one comparator, the power consumption of SAR ADCs is the lowest compared
to the other two architectures, but the speed of SAR ADC is less competitive because of the fact that it
needs multiple cycles to finish the conversion. According to the survey summarized by Dr.Murmann [5],
most SAR ADCs are working at the range of Mega samples per second (MS/s), while flash ADCs can
achieve over 1 Giga samples per second (GS/s). However, SAR ADC has attained more favor in recent
years since the speed limitation can be overcome by using time-interleaving technique, which allows
multiple identical ADCs to process analog signals at a higher frequency. As shown in Figure 2.13, M
ADCs operating at sampling frequency of

𝑓𝑠⁄
𝑀 are interleaved together. Since they are working in a

sequence and each ADC samples the analog input at different times, the sampling frequency of the entire
system can achieve 𝑓𝑠 .

Fs/M

Fs/M

Vin

ADC1
ADC2

Fs/M

ADCM

Figure 2.13 time-interleaving ADC structure

14

Vout

2.2.4 Summary
Flash ADCs are attractive in the aspect of speed because all comparisons are done
simultaneously. However, 2𝑁 − 1 comparators are needed to operate simultaneously during
quantization, so the main drawback is the exponentially increased power consumption as the number of
bit goes up. The 8-bit ADC in this thesis does not adopt this structure due to the cost of high power.
Pipeline ADCs can achieve high speed while consuming less power than flash ADCs. Nonetheless, the
precise amplification in each stage is hard to be satisfied in scaled technologies, resulting in linearity
degraded. In this design, the structure of SAR ADC is used because it is free of amplification and costs
extremely low power. In addition, the extensive implementation of digital building blocks makes it
compatible with scaled technologies. Even though the conversion speed is not competitive compared to
other two architectures, the use of time-interleaving technique can push it to achieve gigahertz of
sampling rate, which meets the requirements of many high-speed applications.
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Chapter 3
Proposed SAR ADC
In this chapter, the proposed SAR ADC architecture is disclosed. Compared with a conventional
structure, two main improvements are discussed which enable the proposed SAR ADC to achieve higher
conversion speed.
3.1 Conventional SAR ADC
A conventional SAR ADC using single comparator is described in [1], and its block diagram is
shown in Figure 3.1. An SR latch is used to store the comparison result. In addition, the comparison
output is detected by a ready generator to generate a ready signal, driving a sequencer to provide multiphase clocks for bit caches to store the internal comparison result from the SR latch. Simultaneously, the
capacitors in the DAC are reconfigured by the switch logic. Furthermore, a separate pulse generator is
used to reset the comparator once the ready signal is generated. In [1], a 6-bit SAR ADC is implemented
in 0.13μm CMOS technology. It achieves an SNDR of 34dB at 300 MS/s while consuming 5.3mW.

DAC

Figure 3.1 A conventional SAR ADC architecture
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Two drawbacks exist in the above architecture. First, the single comparator needs to be reset after
each decision to avoid any memory effect for the next comparison. For an 8-bit SAR ADC, the
comparator is required to be reset 7 times, which slows down the conversion. Second, the single
comparator output is used to reconfigure different sets of capacitors in the DAC, so a DEMUX is always
contained in the switch logic, which complicates the digital logic design. However, the above two
problems are solved in the proposed SAR ADC structure.

3.2 Proposed SAR ADC
Different from the conventional SAR ADC, multiple concurrent comparators are utilized in the
proposed structure, as shown in Figure 3.2. Because each comparator is used for only one decision, the
memory effect of the previous comparator will not pass to the subsequent one, thus comparisons are
activated before previous comparators are reset completely. As a result, the SAR ADC conversion speed
is improved. Furthermore, another benefit of using multiple concurrent comparators is that the DEMUX
can be removed from the switch logic because each comparator output is used to reconfigure only one
set of capacitors in the DAC. Consequently, the digital design is simplified. An 8-bit SAR ADC using
multiple concurrent comparators is designed in 65nm CMOS technology. It can achieve an SNDR of 44
dB at sampling frequency of 400 MS/s, which is higher than the conventional SAR ADC in [1].
In the proposed SAR ADC, each comparator is connected to its own digital block (SAR logic),
whose responsibilities can be divided into four parts. First, it receives the comparasion decision and
outputs the digital code. Second, each SAR logic reconfigures the corresponding set of capacitors to
generate a new reference threshold. Moreover, the subsequent comparsion is triggerred by the SAR logic
after the current comparison is finished. Finally, the SAR logic resets the current comparator but this
process will not delay the entire conversion.
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Figure 3.2 Proposed SAR ADC architecture
For an N-bit SAR ADC, the DAC includes N sets of capacitors. Each set is composed of four
identical capacitors. Two of them are connected to the node X while the other two are tied to the node Y.
The capacitor in different sets are binary-weighted (𝐶𝑁−1 = 2 × 𝐶𝑁−2 ). The conversion procedure is
illustrated as follows.

V ref

V ref

V ref


V ip

Vip

C7

C6

C0



S A R Logic 0

Vx




G ND

G ND

G ND

V ref

V ref

V ref

S A R Logic 1

x8
Vy

Vin

V in





G ND

G ND

G ND

G ND

V ref

V ref

S A R Logic 7



V ip

Vip

C7

C6

C0



S A R Logic 0

Vx




G ND

G ND

G ND

V ref

V ref

V ref

S A R Logic 1

x8
Vy

Vin

V in





V ref

G ND

G ND

Figure 3.3 Charge redistribution operation (a), (b)
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S A R Logic 7

During the sampling phase (Figure 3.3 (a)), half of the capacitors are connected to the supply
voltage (𝑉𝑟𝑒𝑓 ) and the other half are tied to the ground. Track/Hold circuits are disengaged from the
DAC once differential signals are sampled onto the capacitors. The charge stored in the upper half of
capacitors (𝑄𝑥 ) and the charge stored in the lower half of capacitors (𝑄𝑦 ) are derived:
𝑄𝑥 = 𝑄𝑦 = (𝑉𝑥 − 𝑉𝑟𝑒𝑓 )𝐶𝑡𝑜𝑡 + (𝑉𝑥 − 0)𝐶𝑡𝑜𝑡 = (𝑉𝑦 − 𝑉𝑟𝑒𝑓 )𝐶𝑡𝑜𝑡 + (𝑉𝑦 − 0)𝐶𝑡𝑜𝑡
Where 𝐶𝑡𝑜𝑡 = ∑7𝑖=0 𝐶𝑖 . The first comparator directly compares 𝑉𝑥 with 𝑉𝑦 , which is equivalent to
comparing (𝑉𝑖𝑝 -𝑉𝑖𝑛 ) with 0 (the middle reference threshold of the searching range). Let us assume 𝑉𝑖𝑝 >
𝑉𝑖𝑛 , then Figure 3.3 (b) shows the first DAC configuration. One capacitor in the first stage that was
connected to 𝑉𝑟𝑒𝑓 is switched to the ground; Simultaneously, the capacitor in the first stage on the
downside is switched to 𝑉𝑟𝑒𝑓 . The charge stored in the capacitors at this moment can be expressed:
𝑄𝑥 = (𝑉𝑥′ − 0)(𝐶𝑡𝑜𝑡 − 𝐶7 ) + (𝑉𝑥 ′ − 𝑉𝑟𝑒𝑓 )(𝐶𝑡𝑜𝑡 − 𝐶7 )
𝑄𝑦 = (𝑉𝑦′ − 𝑉𝑟𝑒𝑓 )(𝐶𝑡𝑜𝑡 − 𝐶7 ) + (𝑉𝑦 ′ − 0)(𝐶𝑡𝑜𝑡 − 𝐶7 )
Because the charge stored in the capacitors is constant before and after DAC reconfiguration, the voltage
at node x and node y are updated as
1
𝑉𝑥′ = 𝑉𝑥 − 𝑉𝑟𝑒𝑓
4
1
𝑉𝑦′ = 𝑉𝑦 + 𝑉𝑟𝑒𝑓
4
Then the second comparator compares 𝑉𝑥′ and 𝑉𝑦′ , which is the same as comparing (𝑉𝑖𝑝 − 𝑉𝑖𝑛 )
1

with 𝑉𝑟𝑒𝑓 . If 𝑉𝑥′ > 𝑉𝑦′ . The second stage of DAC acts identically as the first stage to decrease 𝑉𝑥′ by
2

1

1

extra 8 𝑉𝑟𝑒𝑓 and increase 𝑉𝑦′ by 8 𝑉𝑟𝑒𝑓 . Otherwise, 𝑉𝑥′ is raised and 𝑉𝑦′ is reduced. After N iterations,
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(𝑉𝑖𝑝 − 𝑉𝑖𝑛 ) approaches to 0 and N bits are resolved. Note that for differential-input ADC, it is always
(𝑉𝑖𝑝 − 𝑉𝑖𝑛 ) compared with different reference thresholds.
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Chapter 4
Design Considerations and Simulation Results

In this chapter, the details of each ADC block are disclosed in the aspect of the realization of
binary search mechanism. Additionally, the design challenges and considerations of how to overcome
them are also discussed. In the end, simulation results and analysis are shown.
4.1 T/H circuit
T/H circuit samples the analog signal onto a capacitor 𝐶𝑠 , which stores the value during the
quantization. In reality, the sampling switch can be implemented by a MOS transistor and its gate is
controlled by the sampling clock CLK, as depicted in Figure 4.1.

C LK

VVinin

VVout
out
CC
ss

Figure 4.1 T/H circuit model

Figure 4.2 (a) shows the relationship among 𝑉𝑖𝑛 , Vout and CLK. In this example, an NMOS
transistor is used. When CLK is logic high (track mode) the sampling capacitor 𝐶𝑠 is being charged and
the node 𝑉𝑜𝑢𝑡 follows the analog input 𝑉in . When clock is logic low (hold mode), 𝑉in is cut off from
𝑉𝑜𝑢𝑡 . The analog sample is kept steady during quantization.
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Vin/Vout

Vin/Vout

Figure 4.2 Clock, input and output of T/H (a), (b)

However, nonidealities existing in T/H result in the curve of 𝑉𝑜𝑢𝑡 that is less ideal as indicated in
Figure 4.2 (b). The degraded sampled signal is caused by many sources, which are described in the
following sections.
4.1.1 Thermal noise
During the sampling phase when the MOS transistor is conducting, the finite resistance exhibited
between source and drain introduces thermal noise. The noise power per unit bandwidth could be
derived as:
̅̅̅̅
𝑉𝑛 2 = 4𝑘𝑇𝑅
where k=1.38 × 10−23 𝐽/𝐾 is Boltzmann constant, T=300K is the temperature, and R is the equivalent
resistor of the transistor. The total noise power is the integration of ̅̅̅̅
𝑉𝑛 2 over frequency. Since the RC
network is a low-pass filter, the noise power at the sampler output is:
∞

𝑃𝑛,𝑜𝑢𝑡 = ∫
0

4𝑘𝑇𝑅
4𝜋 2 𝑅 2 𝐶 2 𝑓 2
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+1

𝑑𝑓 =

𝑘𝑇
𝐶

Therefore, thermal noise, determined by temperature and sampling capacitance, would
deteriorate the sampled signal. Note that the thermal noise at the output of the T/H circuit is independent
of transistor resistance R.
In the SAR structure, explicit sampling capacitor is not necessary in that the DAC is directly tied
to the T/H circuit and can act as the sampling capacitor. In order to diminish the thermal noise, the
comparatively large capacitance of DAC is chosen to make thermal noise smaller than the quantization
noise, which is still the dominant noise source.
1.38 × 10−23 × 300 𝐿𝑆𝐵 2
<
256𝐶𝑢
12
𝐶𝑢 >0.053 fF
The total capacitance is 256𝐶𝑢 on each input side, and

𝐿𝑆𝐵2
12

is quantization noise power. 0.4 fF of

unit capacitance is chosen so to make the quantization noise greater than the thermal noise.
4.1.2 Tracking nonlinearity
As depicted in Figure 3.1, the T/H circuit is a RC network if we assume that the equivalent
resistance of the sampling transistor is stable. Then the time response is derived as:
𝑡

𝑉(𝑡) = 𝑉0 + (𝑉𝑢 − 𝑉0 )(1 − 𝑒 −𝑅𝐶 )
where 𝑉0 is the initial voltage at the output and 𝑉𝑢 is the input voltage or the ultimate value the capacitor
is charged up to. The difference between the sampled value and the analog input is defined as the
charging error. The more time allocated for the sampling period, the smaller the charging error would be.
Enough sampling time should be assigned in the worst sampling case, which happens when ADC
samples the lowest input in the previous cycle and the highest input in the next cycle, as shown in Figure
4.3, because the voltage change at the output of the sampling circuit spans over full-scale range.
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Full-scal range

Track Hold

Figure 4.3 Worst case when sampling the input signal

The charging error then is formulated as
𝐸𝑟𝑟𝑜𝑟 = 𝑉𝐹𝑆 𝑒 −

𝑚𝑇𝑠
𝑅𝐶

where 𝑉𝐹𝑆 is the full-scale range of input signal and m𝑇𝑠 is the sampling time. The error should be less
than the quantization error so the degraded sample would not affect the resolution of entire ADC.
However, the equivalent resistance of transistor is not constant during sampling and it is
dependent on input signal:

𝑅𝑜𝑛,𝑁𝑀𝑂𝑆 =

1
𝑊
𝜇𝐶𝑜𝑥 𝐿 (𝑉𝐺𝑆 − 𝑉𝑡ℎ)

=

1
𝑊
𝜇𝐶𝑜𝑥 𝐿 (𝑉𝐷𝐷 − 𝑉𝑖𝑛 − 𝑉𝑡ℎ)

The equivalent resistance depends on the voltage between the gate and the source. If taking NMOS as
the sampling switch, the gate is always connected to 𝑉DD and the source is tied to the input. When 𝑉𝑖𝑛
sweeps to the highest level, 𝑅𝑜𝑛 becomes greater compared to the case when 𝑉𝑖𝑛 reaches the lowest
level. Variable 𝑅𝑜𝑛 causes nonlinear sampling circuits, resulting in degraded resolution. The signal being
sampled is shown in Figure 4.4.
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Figure 4.4 Equivalent resistance of sampling NMOS

The solution to this problem is implementing the CMOS transmission gate as the sampling
switch shown in Figure 4.5. When 𝑉𝑖𝑛 is close to 𝑉DD , 𝑅𝑜𝑛 of NMOS is extremely high, while large 𝑉𝑆𝐺
makes PMOS exhibit low 𝑅𝑜𝑛 so the sampling circuit can still track the input well. Oppositely, when
𝑉𝑖𝑛 reaches the lowest level, NMOS representing low 𝑅𝑜𝑛 would let the signal through.

VOUT

Figure 4.5 CMOS transistor as sampling switch

𝑊

𝑊

The equivalent resistance of CMOS switch is independent of input 𝑖𝑓 𝜇𝑛 [ 𝐿 ]𝑛 = 𝜇𝑝 [ 𝐿 ]𝑝 , as
shown in the deductions(”||” denotes that two terms are in parallel):

𝑅=

=

1
1
‖
𝑊
𝑊
𝜇𝑛 𝐶𝑜𝑥[ 𝐿 ]𝑛 (𝑉𝐺𝑆𝑛 − 𝑉𝑡ℎ𝑛) 𝜇𝑝 𝐶𝑜𝑥[ 𝐿 ]𝑝 (|𝑉𝐺𝑆 |−|𝑉𝑡ℎ𝑝|)
1

‖

1

𝑊
𝑊
𝜇𝑛 𝐶𝑜𝑥[ 𝐿 ]𝑛 (𝑉𝐷𝐷 − 𝑉𝑖𝑛 − 𝑉𝑡ℎ𝑛) 𝜇𝑝 𝐶𝑜𝑥[ 𝐿 ]𝑝 (𝑉𝑖𝑛 − |𝑉𝑡ℎ𝑝|)
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=

1
𝑊
𝜇𝑛 𝐶𝑜𝑥[ 𝐿 ]𝑛 (𝑉𝐷𝐷 − 𝑉𝑡ℎ𝑛 − |𝑉𝑡ℎ𝑝|)
𝑊

𝑊

In the real design, it is difficult to size the transmission gate so to meet 𝜇𝑛 [ 𝐿 ]𝑛 = 𝜇𝑝 [ 𝐿 ]𝑝 . But
the linearity that the CMOS T/H circuit provides should be enough for ADCs with resolution less than 8
bits.
4.1.3 Charge injection
During sampling, the electrons are accumulated in the transistor channel and those electrons
cannot spread instantaneously, so the charge flows into the source and the drain during quantization. As
a result, the potential of the real output has a voltage droop when it enters the hold mode (Figure 4.6).

CLK

Ideal Vout

Real Vout

Figure 4.6 sampled signal influenced by charge injection

This problem can be alleviated by using the dummy transistor shown in the Figure 4.7 [5]. 𝑀2 is
the same transistor as 𝑀1 but the drain and the source are shorted and the width is reduced by half. When
the charge of 𝑀1 flows to the output node after sampling, the same amount of charge is drawn to the
channel of 𝑀2 , leaving the output potential unchanged. This can be achieved by using two opposite
clocks for 𝑀1 and 𝑀2 .
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Φ

Φ

Figure 4.7 Sampling circuit with dummy switch

4.1.4 Input feedthrough
During quantization, the sampled value should be kept steady, but the input signal is coupled to
the output through parasitic capacitors as depicted in Figure 4.8, thus deteriorating the sampled signal.

Figure 4.8 Parasitic capacitors causing signal feedthrough

The solution is using extra transistors, as shown in Figure 4.9, to cancel unwanted signals.
Transmission gates 𝑇1 and 𝑇4 are sampling switches while 𝑇2 and 𝑇3 , always being off, are used to
cancel the signal feedthrough. During hold mode, for an instance, VINP would be coupled to OUTP
through 𝑇1 and VINN would also be coupled to OUTP. Because VINP and VINN are differential
signals, the coupling effects are cancelled out at the output node.
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T1

T2

T3

T4

Figure 4.9 Cross-coupled T/H with dummy switch

4.1.5 Bootstrapped T/H Circuit
For the ADC of high resolution, the bootstrapped T/H circuit is always used, which has better
linearity than the CMOS counterpart. The idea is to lock 𝑉𝐺𝑆 of the sampling switch and the equivalent
resistance is stable no matter how the input varies.

Figure 4.10 T/H boosted by battery
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The bootstrapped T/H is modeled in Figure 4.10. A battery put in the circuit makes the gate
potential change with the source potential at the same pace, so to provide the switch with a constant 𝑉𝐺𝑆 .
The Figure 4.11 describes the simplified implementation of bootstrapped T/H where the battery
is replaced by a pre-charged capacitor 𝐶𝑏 . In the hold mode, switch 𝑀10 is open so Vout is disengaged
from 𝑉𝑖𝑛 ; 𝑀8 and 𝑀9 are open while 𝑀3 and 𝑀12 are closed to charge 𝐶𝑏 to 𝑉DD . In the sampling mode,
the status of all switches is inverted so the capacitor is connected between the gate and the source to lock
𝑉𝐺𝑆 .

Figure 4.11 Simple bootstrapped T/H structure

The completed bootstrapped T/H circuit [12] is shown in Figure 4.12. The circuit enters the hold
̅̅̅̅ rises to logic 1. In the hold mode, 𝑀11 is connected to ground
mode when 𝐶𝐾 falls to logic 0 and 𝐶𝐾
through 𝑀14 and 𝑀10 ; 𝑀3 and 𝑀12 are turned on to charge 𝐶𝑏 to 𝑉DD . In the sampling mode, 𝑀8 and 𝑀9
are turned on to form a loop so the precharged capacitor locks 𝑉𝐺𝑆 constantly. The gate of 𝑀3 cannot be
tied to CK directly because the potential of node P might exceed 𝑉DD by more than 𝑉thp , resulting the
source and the drain of 𝑀3 exchange their roles and 𝑀3 will be turned on mistakenly. Therefore 𝑀3 is
always off during sampling by connecting the gate to the node X. If without 𝑀14 , 𝑉𝐺𝑆 and 𝑉𝐷𝑆 of 𝑀10 are
greater than 𝑉DD , resulting in shortened device lifetime and must be avoided. The cascaded structure
composed of 𝑀10 and 𝑀14 limits 𝑉𝐺𝑆10 and 𝑉𝐷𝑆10 to about 𝑉DD −𝑉𝑡ℎ14 , maintaining the circuit for longtime use.
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Bootstrapped T/H circuits can provide high linearity at the cost of adding extra transistors and the
structure discussed above has been used in a lot of high-speed ADCs with resolution from 8 bits to 12
bits. [13]

Figure 4.12 Complete bootstrapped T/H structure
4.1.6 Summary
Several nonlinearities that result in degraded sampled signal as well as improvements are
introduced above. In this design, the CMOS T/H circuit is implemented to provide high linearity and the
dummy switch is used to reduce the charge injection. In addition, the unit capacitor in the DAC is
chosen comparatively large so the effect of thermal noise is declined.
4.2 Dynamic regenerative comparator
One of the most important steps in Analog-to-Digital conversion is comparing the analog input
with different threshold references to generate digital codes, so the comparator is a necessary block used
in all commonly used ADCs. For recent years, the need for highly integrable and programmable ADCs
are pushing towards the use of dynamic regenerative comparators, which bring huge advantages over
static comparators that suffer from high power consumption and limited speed [10].
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4.2.1 Comparator structure
As shown in the Figure 4.13, the comparator contains two stages: preamplifier and dynamic
latch. The cross-coupled inverters (𝑀11 , 𝑀14 and 𝑀14 , 𝑀15 ) in the latch use a positive feedback
mechanism to regenerate the analog input signal into a full-scale digital level. The operation is as
follows:
VDD
EN

M2

M3

M1

M4

EN

On

EN

Op

M5

M6
VDD

Id1
Vip

VDD
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M14
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M16
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M10

M13

OUTp

On
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Figure 4.13 Comparator architecture

During reset phase (when EN=0), 𝑀3 and 𝑀10 are off so there is no current drawn from supply
voltage, and 𝑀1 -𝑀4 pull intermediate nodes 𝑂n and 𝑂p to 𝑉DD while 𝑀13 and 𝑀16 pull the output nodes
𝑂𝑈𝑇n and 𝑂𝑈𝑇p to the ground, defining a start condition. The input voltages to be compared are applied
to nodes 𝑉ip and 𝑉in . In the comparison phase (when EN=1), 𝑀1 -𝑀4 are off while 𝑀9 is conducting so
the voltages of intermediate nodes are decreasing; 𝑀10 is conducting to charge 𝑂𝑈𝑇p and 𝑂𝑈𝑇n . For the
case where 𝑉ip > 𝑉in , the voltage of 𝑂n is dropping faster than 𝑂p . The entire cross-coupled inverters
initiate regeneration when 𝑂n is discharged to 𝑉𝑡ℎ𝑁 before 𝑂p reaches the same voltage level. Then 𝑂𝑈𝑇p
would be pulled up the 𝑉DD through 𝑀11 and 𝑀10 while 𝑂𝑈𝑇n is discharged to the ground through M15.
During the Process, 𝑉DD only supplies the current at the beginning of the reset phase and the comparison
phase. It is more power efficient compared to static comparator used in [8].
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4.2.2 Preamplifier
The preamplifier is necessary in front of the dynamic latch for at least two reasons: metastability
limitation and offset reduction.
Metastability is a problem that occurs in all latching comparators when the value of two inputs
are close to each other. Consequently, the comparator would take more time to switch to a valid output
state than is available in the comparison period. Since asynchronous ADCs require the comparator to
trigger subsequent logics automatically, uncertain delay caused by metastability may stall the entire
ADC and the digital output is meaningless. Fortunately, the upcoming sampling cycle would reset
comparators and all we lost is the previous data point, but if the probability of this problem occurring is
high, the resolution of ADC is degraded.
Applying the preamplifier can help this issue since it amplifies the sampled inputs before they go
into the dynamic latch. The gain of preamplifiers is analyzed in [9]. The input signals applied at 𝑉ip and
𝑉in include common mode signal and differential part. If only considering the differential signal and
assume the input is

∆V

∆V

2

2

, the current difference generated at the drain of 𝑀7 and 𝑀8 (𝐼𝑑1 − 𝐼𝑑2 ) is 𝐺𝑚

,

where 𝐺𝑚 is the transconductance of 𝑀7 and 𝑀8 . The operation of preamplifiers during comparison
phase is to discharge intermediate nodes Op and On, which are both precharged to 𝑉DD at reset. And the
voltage difference with the respect to time is derived:

𝑂𝑃 − 𝑂𝑁 = [𝐺𝑚7

∆V
∆V
𝑡
− 𝐺𝑚8 (− )] ×
2
2
𝐶𝑙𝑜𝑎𝑑

The gain of preamplifier with respect to time is 𝐺𝑚7,8 𝐶

∆t

𝑙𝑜𝑎𝑑

, indicating that the larger size of input pair

can provide higher gain, leading to reduced probability of metastability.
The offset problem is always existing in the comparator when the input transistors are not well
matched with each other, leading the comparator to yield wrong digital outputs. It happens a lot because
mismatch is hard to be avoided in the fabrication especially when two transistors are sized too small.
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Using preamplifier can reduce the mismatch effect on the dynamic latch. For example, if the
preamplifier gain is 10 and the input-referred offset of dynamic latch and preamplifier due to mismatch
1

are 30mV and 3mV, then the input-referred offset of entire comparator is √(3𝑚𝑉)2 + 10 (30𝑚𝑉)2 =
4.2𝑚𝑉.
4.2.3 Power consumption analysis of the dynamic latch
The comparator is a main part in the entire ADC power budget, especially for the ADC of this
design where 8 comparators are used for speed enhancement, so it is crucial to achieve a balance
between comparator delay and power when sizing the transistors. [8] analyzes the power of the dynamic
latch and shows the trade-off between the speed and power. It uses a time-variant model which emulates
the operation of transistors during the dynamic operation in comparison phase.
Theoretically, the power of supply voltage during one period of comparison is obtained from:

𝑃𝑜𝑤𝑒𝑟𝑎𝑣𝑔 =

𝑇
1 𝑇
∫ 𝑉𝐷𝐷 𝐼𝑠𝑢𝑝𝑝𝑙𝑦 𝑑𝑡 = 𝑓𝑐𝑙𝑘 𝑉𝐷𝐷 ∫ 𝐼𝑠𝑢𝑝𝑝𝑙𝑦 𝑑𝑡
𝑇 0
0

During a short period of time in the dynamic operation of comparison phase, a current is drawn
from 𝑉DD to the drain of PMOS transistors 𝑀11 and 𝑀12 . If we plug the single expression for drain
current into the formula, the closed-form expression for the dynamic latch power consumption is derived
as below:

𝑃𝑜𝑤𝑒𝑟𝑎𝑣𝑔 = 𝑓𝑐𝑙𝑘 𝑉𝐷𝐷 𝐼𝑆𝑃 (

1
)𝜏
|𝑉 | × [2𝑘 − 𝑛]|𝑉𝑡ℎ𝑝 | + (2𝑘 + 𝑛)|𝑉𝑡ℎ𝑝 | ×
8𝑛𝜑𝑡2 𝑙𝑎𝑡𝑐ℎ 𝑡ℎ𝑝

exp (−2

𝑡𝑝 − 𝑡0
𝑡𝑝 − 𝑡0
) − 4k × exp(−
)
𝜏𝑙𝑎𝑡𝑐ℎ
𝜏𝑙𝑎𝑡𝑐ℎ

in this equation, k is equal to 𝑉𝐷𝐷 − |𝑉𝑡ℎ𝑝 |; 𝑡𝑝 − 𝑡0 are the time period used for regeneration. 𝐼sp is
positive related to the size of 𝑀11 and 𝑀12 . 𝜏𝑙𝑎𝑡𝑐ℎ is positive proportional to the effective
transconductance of the PMOS and NMOS transistors in the regenerative latch.
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The equation indicates that the most influential design parameters for the power consumption are
clock frequency, size of dynamic latch transistors, supply voltage and the comparison time. And the
intuition that it provides is helpful when designing the comparator. For an instance, in order to reduce
the power consumption, smaller size of PMOS is chosen so 𝐼sp is reduced. But Gm of the latch inverter
is also decreased with smaller W/L, leading to larger comparison time 𝑡𝑝 − 𝑡0 .
4.2.4 Comparator Background Calibration
As discussed in Section 3.2.2, mismatches in comparators between differential inputs bring about
offset, which have been regarded as an uncontrolled parameter that has great limitation on ADC
resolution. Even though the offset originates from the process non-uniformity, there are many calibration
methods to eliminate it at the circuit level.
Foreground calibration is a method to remove the offset at a dedicated time interval during which
the ADC are stalled. In this way, since ADCs are typically calibrated once before they start working, the
offset is changeable due to PVT variations, thus the linearity will still be degraded in cases where
temperature and supply voltages are inconstant.
On the contrary, the background calibration tracks the PVT variations and it adjusts the
comparator offset continuously without interrupting ADC’s normal operation. [11] describes a
background calibration method that does not need extra clock phase and the circuit overhead is small.
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Figure 4.14 Comparator with voltage source calibration

Figure 4.14 shows the basic idea of comparator calibration where two extra voltage sources
𝑉calp , 𝑉caln and two redundant input transistors 𝑀3 , 𝑀4 are added. Assume all offsets are referred to the
input pair 𝑀7 and 𝑀8 . Ideally, the currents flowing into the drain of input pair 𝑀7 , 𝑀8 are equal if input
voltages 𝑉ip and 𝑉in are identical (𝐼d1 =𝐼d2 ), but due to mismatched 𝑀7 and 𝑀8 , 𝑂n and 𝑂p are discharged
at different rate, leading the comparator to give a wrong output. Fortunately, by calibration method, the
added pair 𝑀3 and 𝑀4 are controlled purposely by voltage sources and generates calibrated current to
compensate the unmatched currents (𝐼d1 +𝐼d3 =𝐼d2 +𝐼d4 ), resulting in 𝑂p and 𝑂n discharged at even speed.




Vss

Vcaln

Vcalp

Vdd
Cp

Vdd
Cp

Ccal

Ccal
EN

Figure 4.15 Diagram of background calibration
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Vss

Figure 4.15 elaborates the calibration achieved in background. Large capacitors 𝐶cal act as
voltage source, being charged or discharged to adjust the calibrated voltages. The small capacitors 𝐶p are
used to share the charge with 𝐶cal . At the beginning, the comparator is activated with shorted inputs so
its output reflects the offset information, which is used to determine whether 𝐶p is charged to 𝑉DD or
discharged to ground. Then, 𝐶p is disengaged from 𝑉DD or the ground and connected to 𝐶cal to share the
charge. Since 𝐶p << 𝐶cal , the calibration voltages 𝑉calp and 𝑉caln are tuned by small steps.
The completed circuit is shown in Figure 4.16. When Calib=0 and Calib_b=1 the comparator is
in the regular mode. 𝐶p1 is discharged to the ground through 𝑀11 and 𝐶p2 is charged to 𝑉DD through
𝑀14 . It enters calibration when Calib=0. Let us assume outP=1 and outN=0 after M15 shorts the inputs.

Vip

Vin

Figure 4.16 Complete structure of background calibration

M12 is conducting so 𝐶calp is connected to 𝐶p1 and 𝑉calp is decreased, while 𝑀16 is turned on so 𝐶caln is
charged by 𝐶p2 and 𝑉caln is increased. The calibration is executed only one time during every
quantization period and the comparator would finally reach the stable state where the output alternates
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with ‘1’ and ‘0’ as depicted in Figure 4.17. (The comparator has offset initially so outP is always ‘1’
while outN is ‘0’. The stable state is achieved when two are yielding alternative opposite outputs.)

C om parator output outP

outP

V oltage(V )

outN

V oltage(V )

C om parator output outN

T im e (ns)

Figure 4.17 Comparator output during calibration

If plotting out the transient curve of 𝑉calp and 𝑉caln (Figure 4.18), we can find that the two signals
are varying at the beginning and will be settled after a period of time.

C alibration input V calp

Vcalp
&
Vcaln

V oltage(m V )

C alibration input V caln

T im e (us)

Figure 4.18 Transient curves of 𝑉𝑐𝑎𝑙𝑝 and 𝑉𝑐𝑎𝑙𝑛
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For the above calibration method, 𝐶p1 and 𝐶p2 cannot be extremely small capacitors because it is
hard to make precise small capacitors in the fabrication. Thus, in order to achieve a small calibration
step, the capacitance of 𝐶calp and 𝐶caln need to be huge, which enlarge the comparator area. However,
the calibration architecture in [12] uses parasitic capacitors of transistors to fine-tune the calibrated
voltage and a smaller step of adjustment can be achieved.
In Figure 4.19, SC-Cal is the calibration block enabled by clock 𝑒𝑛𝑐𝑎𝑙 , which is connected to
every other transistors (𝑉p1−4 and 𝑉n1−4) and the comparator output 𝑄p and 𝑄n are tied to others; 𝐶parp
and 𝐶parn are parasitic capacitors of the transistors. The basic idea is same with the previous method that
the comparator outputs determine whether to charge or discharge 𝐶cal . When 𝑒𝑛𝑐𝑎𝑙 is high level, 𝑉p3 , 𝑉p1
or 𝑉n3, Vn1 are conducting and every parasitic capacitor shares charge with others that is next to itself;
When 𝐶𝐾𝑢𝑝 or 𝐶𝐾𝑑𝑛 are high level, 𝑉cal is updated and capacitors at the tail end(𝐶parp4 and 𝐶parn4 ) are
charged to 𝑉DD or discharged to ground;

Figure 4.19 Background circuit diagram (method 2), from [15]
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By using this structure of calibration, the tuning step is smaller at the cost of the initial time for
𝑉caln and 𝑉calp to converge to a stable state is longer than the previous method, as shown in Figure 4.20.
In the simulation result, the green and yellow curves are 𝑉calp and 𝑉caln in new structure compared to the
previous two counterpart signals. 40 microseconds of time is needed for initiation, which is acceptable in
ADC use.
C alibration input V calp

Vcalp
&
Vcaln

V oltage(m V )

C alibration input V caln

T im e (us)

Figure 4.20 Transient curves of 𝑉𝑐𝑎𝑙𝑝 and 𝑉𝑐𝑎𝑙𝑛 (method 2)

4.3 DAC (Digital-to-Analog block)
Digital-to-Analog blocks are of great importance in ADC operations. The responsibility of the
DAC is to receive digital control signals from a SAR logic and use it to update reference voltages for
comparators to make decisions. In this section, the DAC structure is elaborated and the energy of the
DAC reconfiguration is calculated.
4.3.1 DAC structure
The DAC structure used in this design is shown in Figure 4.21. For 8-bit ADC, 7 stages of DAC
are needed and the capacitance of each stage is twice of the previous one. Each stage contains 4
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capacitors connected to either 𝑉ref or the ground. Analog signals are sampled directly onto summing
nodes of the capacitors, so the first comparison can be performed without DAC switching.

Figure 4.21 8-bit DAC structure

Every time of reconfiguration enables 𝑉ip and 𝑉in to change in opposite direction by the same
amount, which keeps differential inputs a constant common mode voltage. For an instance, 𝑉ip is
1

1

increased by 4 𝑉𝑟𝑒𝑓 while 𝑉in is decreased by 4 𝑉𝑟𝑒𝑓. As we mentioned in Section 3.2.2, the decision
speed of comparators is based on 𝑉𝐺𝑆 of input differential pair, which is determined by the common
mode voltage of the DAC outputs. If 𝑉𝑐𝑚 keeps decreasing during quantization, comparators may step
into metastability condition.

4.3.2 DAC Switching Energy
SAR ADCs are widely used because of their outstanding energy efficiency at moderate speed.
DAC switching and comparator are two main contributors to the SAR power budget [9], so the
computation of the switching energy is of importance. Figure 4.22(a), (b) shows one DAC switch where
2

the input 𝑉ip is increased by 5 𝑉𝑟𝑒𝑓 after 𝐶1 is reconnected to reference voltage.
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Figure 4.22(a), (b) Switching energy calculation

The dynamic current 𝐼ref is flowing from supply voltage into the network and the switching
energy can be calculated by the equation:
𝑇

𝐸 = ∫0 𝐼𝑟𝑒𝑓(𝑡) ∗ 𝑉𝑟𝑒𝑓 𝑑𝑡
and the current is derived as:
𝐼𝑟𝑒𝑓 = −

𝑑𝑄𝑐
𝑑𝑡

,

Combining two equations:
𝑇 𝑑𝑄𝑐

𝐸 = −𝑉𝑟𝑒𝑓 * ∫0

𝑑𝑡

𝑇

𝑑𝑡 = −Vref ∗ ∫0 𝑑𝑄𝑐

= −𝑉𝑟𝑒𝑓 ∗ (𝑄𝑐(𝑇) − 𝑄𝑐(0)) = −𝑉𝑟𝑒𝑓 ∗ 2𝐶 ∗ [(𝑉𝑥 +

2
6
∗ 𝑉𝑟𝑒𝑓 − 𝑉𝑟𝑒𝑓) − 𝑉𝑥] = 𝐶𝑉𝑟𝑒𝑓 2
5
5

For each DAC switching, there are multiple possibilities and more than one switching energy can
be derived. Usually, switching map is drawn and average energy is calculated for each switch so the
power efficiency of different types of DAC structures can be compared.
Figure 4.23 shows the energy map of a 3-bit DAC and the average energy that it costs is 4.875𝐶𝑉 2 .
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Figure 4.23 Switching energy map of the DAC

4.4 SAR Logic
4.4.1 SAR Logic Operation
Once the comparator gives the decision, the SAR logic stores the digital output and reconfigures
the DAC to prepare for next conversion. Moreover, another responsibility of it is to activate next
comparison after the DAC is settled, maintaining the proper asynchronous operation. Instead of one
SAR logic block which implements all operational controls, eight are used in this design and each of
them contributes to only one resolved bit, resulting in much simpler structure.
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Figure 4.24 SAR logic structure

Figure 4.24 shows the inner structure of a SAR logic block. It is reset by signal 𝐶_𝑟𝑒𝑠 every cycle
before sampling; C𝑜𝑚𝑝1 is the signal to activate or deactivate the comparator, whose differential outputs
𝐷𝑃1 and 𝐷𝑁1 are fed to the SAR logic. Since the SAR operation is asynchronous and no extra clock is
distributed for turning on each comparator, 𝐶𝐾#1 and 𝐶𝐾#2 are needed to make the operational
connection between previous and subsequent comparators. For example, when it is reset phase and each
comparator is off, 𝐶_𝑟𝑒𝑠 rises to pull both outputs down to ground; 𝐷𝑃1 and 𝐷𝑁1 are both logic ’1’ and
C𝑜𝑚𝑝1 =1 at the moment. During quantization when 𝐶_𝑟𝑒𝑠 =0, 𝐶𝐾#1 switches from ‘1’ to ‘0’ and C𝑜𝑚𝑝1
= 1 so the first comparison is triggered. One of 𝐷𝑃1 and 𝐷𝑁1 will be set to ‘0’ as the comparator result
so 𝐶𝐾#2 is set to ‘1’ and C𝑜𝑚𝑝1 is pulled down to ‘0’, turning the comparator off.
It is worth mentioning that there are three operations after the comparator yielding outputs. First,
OUT+ and OUT- are directly connected to the capacitor switches in the DAC, leading to the
reconfiguration occurring. Moreover, 𝐶𝐾#2 of the current SAR logic is tied to 𝐶𝐾#1 of the subsequent
one, so the next comparison is triggered right after the previous one. Finally, the comparator is shut off
right after its use, so each one only works for a short period and the dynamic power is small.
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4.4.2 Connections between SAR logic and DAC
Figure 4.25 elaborates how the DAC is connected with a SAR logic. The outputs of a SAR logic
are connected to the DAC capacitors through inverter chains. Because the impedance of internal nodes
OUT- and OUT+ is smaller than the capacitance of DAC capacitors, the size of inverters in each
connection path needs to be gradually increased so the delay of the capacitor settling is optimized.
During the reset phase, half of capacitors are tied to 𝑉ref (from CP/N0+ to CP/N6+) and the other
half are connected to ground (from CP/N0- to CP/N6-). During quantization, each stages of capacitors
are reconfigured automatically according to the comparator outputs.
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CN0-

CP6+
VDD

DP1

CN0+
OUT CK# 2

C_ res

CN0-

CN6-

CN0+

CN6+

VDD

C_res

EN

C_res

DN1

CK#1
OUT +

CP0-

CP0-

CP0+

CP6-

Figure 4.25 The connection between DAC and SAR logic

4.5 Simulation Results
4.5.1 T/H circuit simulation
As discussed in Section 4.1.3, dummy switches alleviate the effect of charge injection during
sampling phase. Figure 4.26 shows the simulation of T/H with and without the dummy switch. The blue
signal on the top is the sampling clock operating at 400MS/s; The green curve represents the input signal
while the red one is the sampled signal. In Figure 4.26 (a), we can note that the voltage of sampled signal
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is shifted caused by charge injection at the end of sampling. In contrast, the effect of charge injection is
attenuated in the scenario where the dummy switch is used, as shown in Figure 4.26(b).
Voltage (V)

Sampling clock

Voltage (V)

Input signal
&

Sampled signal

Time (ns)
Figure 4.26 (a) CMOS T/H w/o the dummy switch

Voltage (V)

Sampling clock

Voltage (V)

Input signal
&

Sampled signal

Time (ns)
Figure 4.26 (b) CMOS T/H w/ the dummy switch
4.5.2 Concurrent comparator simulation
Figure 4.27 shows the enabling clocks of eight comparators during one conversion. Comparator
are activated when the enabling clock rises and turned off when it falls. The falling edge of the previous
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comparator clock crosses the rising edge of the subsequent one, which proves that the comparator is
triggered without waiting for the previous comparator to be reset totally, thus the quantization speed is

8 comparator
enabling clocks

V oltage (V )

improved.

T im e (ns)

Figure 4.27 Enabling clocks of eight comparators

Power Spectral (dB)

4.5.3 SNDR simulation

Frequency (Hz)

Figure 4.28 Frequency spectrum of proposed SAR ADC output (27 ℃, TT)
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SNDR is simulated when the 8-bit SAR ADC operates at 400MS/s and the input frequency is
193.75Mhz. As shown in Figure 4.28, the ADC achieves an SNDR of 44dB at the process corner of
27 ℃, TT (the environment temperature is 27℃ and transistors work at a typical speed). By multiplying
the supply voltage by the average current flowing through it, the power consumption is calculated as 530
μW. Compared to the 6-bit 300MS/s SAR ADC in [1], the proposed SAR ADC achieves a higher
sampling frequency. One of the contributions to the improved conversion speed is the use of multiple
concurrent comparators, which eliminates each comparator’s reset time. Additionally, the removal of the
DEMUX from the SAR logic enables the DAC to be reconfigured with simplified digital logics,
enhancing the speed further.
At the process corner of 85℃, SS (When the temperature is at 85℃ and transistors operate at

Power Spectral (dB)

slow speed), the ADC achieve an SNDR of 38.58dB, as shown in Figure 4.29.

Frequency (Hz)

Figure 4.29 Frequency spectrum of proposed SAR ADC output (85 ℃, SS)
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From the above two spectra, we notice that the power of the third harmonic is high, limiting the
SFDR and SNDR at different process corners. The harmonic distortion mainly comes from the T/H circuit.
If it is replaced with an ideal switch, the power of harmonics is reduced and the SNDR is improved to
47.61 dB (27 ℃, TT) as shown in Figure 4.30. In order to improve the SNDR, bootstrapped T/H circuits

Power Spectral (dB)

can be used in the future work, which can provide better linearity than CMOS T/H.

Frequency (Hz)

Figure 4.30 Frequency spectrum of proposed SAR ADC with ideal T/H(27 ℃, TT)
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Chapter 5
Conclusion and Future Work

5.1 Conclusion
SAR ADCs have gained wide usages in many ADC applications due to its power efficiency and
high performance. This thesis presents an architecture of SAR ADC with speed enhancement. CMOS
T/H circuits and dummy switches are utilized to provide high linearity and compensate the charge
injection. Using one comparator for each decision results in higher conversion speed because every
comparison can be triggered before the previous one is reset completely. In addition, the DEMX is
removed from the digital logic because each comparator drives only one set of DAC capacitors, thus the
speed of DAC reconfiguration is increased. The 8-bit SAR ADC is designed in 65nm CMOS technology
and achieves an SNDR of 44dB at 400MS/s for a Nyquist input while consuming 530μW. A higher
conversion speed is accomplished compared to the previous work [1] due to the use of multiple
concurrent comparators and the removal of the DEMUX. The SNDR is limited by harmonic distortions,
which mainly come from the sampling circuit. So bootstrapped circuits can be used in the future work to
improve the ADC resolution.

5.2 Future work
It is difficult for SAR ADCs to reach higher resolution than 12 bits. One of the reasons is the
comparator noise becomes much larger in LSB conversion steps. For example, assuming full-scale
differential inputs are fed to an 8-bit SAR ADC where the reference voltage is 1.2V. 𝑉ip is greater than
𝑉in by only 9.375mV after conversion, as shown in Figure 5.1. For ADCs with higher resolution like 12
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bits, the voltage difference fed to comparators is even smaller, resulting in higher possibility of
comparator giving wrong decisions due to the noise effect.
1.2V

Vip

0.9V

Vip-Vin=9.375mV

0.6V

0.3V

Vin

0V

Figure 5.1 Conversion of 𝑉𝑖𝑝 and 𝑉𝑖𝑛 in SAR ADC Figure 0-2

Then the question is: what if (𝑉ip -𝑉in ) is amplified during the convergence? Figure 5.2 indicates
this case and the voltage difference after conversion is 46.875mV (gained by 5 times).
Bit1

Vip

1.2V
Bit2
0.9V

Bit3

x5
Bit4

Bit6

0.6V

0.3V

0V

Vip-Vin=46.875mV

Bit5
Bit7

Bit8

x5

Vin

Figure 5.2 Conversion of 𝑉𝑖𝑝 and 𝑉𝑖𝑛 in Pipelined SAR ADC

Due to the amplification, the noise effect is comparatively smaller and higher resolution can be
achieved. This structure is called “Pipelined SAR” ADC, and its block diagram is depicted in Figure 5.3.
The pipelined SAR ADC is composed of two SAR ADCs and a residual amplifier in between. Even
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though extra time is needed for amplification, the total speed of ADC is not degraded since two stages
are pipelined and work in parallel. A high-performance Pipelined SAR ADC design is in progress and
the architecture of each stage is based on the SAR ADC in this thesis. In addition, the time-interleaving
technique is used to achieve higher sampling rate at the range of Giga Samples/second.
Residue
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Input+
InputCDACA
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Figure 5.3 pipelined SAR ADC block diagram
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